

### **General Description**

The LP6342 is a 1.5MHz constant frequency current mode PWM step-down converter. It is ideal for portable equipment requiring very high current up to 2A from single-cell Lithium-ion batteries while still achieving over 90% efficiency during peak load conditions. The LP6342 also can run at 100% duty cycle for low dropout operation, extending battery life in portable systems while light load operation provides very low output ripple for noise sensitive applications.

LowPowerSemi 微源半導體

The LP6342 can supply up to 2A output load current from a 2.5V to 5.5V input voltage and the output voltage can be regulated as low as 0.6V. The high switching frequency minimizes the size of external components while keeping switching losses low. The internal slope compensation setting allows the device to operate with smaller inductor values to optimize size and provide efficient operation.

The LP6342 is available with adjustable (0.6V to  $V_{IN}$ ) output voltage. The device is available in a Pb/Halogen -free, 3mm x 3mm 10-lead TDFN package and is rated over the-40°C to +85°C temperature range.

## **Order Information**

LP6342 🗌 🗌

F: Pb/Halogen-Free

Package Type QV: TDFN-10


## **Applications**

- ♦ Smart Phone
- ♦ IP Camera
- ♦ OTT
- Digital Camera

### **Features**

- Input Voltage Range: 2.5V to 5.5V
- Output Voltage Range: 0.6V to VIN
- 2A Output Current
- ♦ High Efficiency :Up to 95%
- 100% Duty Cycle in Dropout
- Low Shutdown Current: <1uA
- 1.5MHz Switching Frequency
- Soft star Function
- Short Circuit Protection
- Thermal Fault Protection
- 3mm×3mm TDFN-10 Package
- RoHS Compliant and 100% Lead (Pb)-Free

# **Typical Application Circuit**



## **Marking Information**

Device	Marking	Package	Shipping	
LP6342	LPS	TDFN-10	3K/REEL	
	LP6342			
	XXXX			
Note: X is series number.				



# **Functional Pin Description**


Package Type	Pin Configurations			
TDFN-10	EN 1 10 GND VIN 2 9 GND VIN 3 11 8 SW PGOOD 4 7 SW			
	FB 5 6 NC			

# **Pin Description**

Pin	Name	Description
1	EN	Enable pin. Active high.
2\3	VIN	Supply Input. Power supply input pin. Must be closely decoupled to GND with a 22µF or greater ceramic capacitor.
4	NC	No Connector
5	FB	Feedback Input. Connect FB to the center point of the external resistor divider. Normal voltage for this pin is 0.6V.
6	NC	No Connector.
7\8	SW	Switch Mode Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.
9\10\11	GND	Ground.



# **Application Circuit**



# Absolute Maximum Ratings Note 1

$\diamond$	Input Voltage to GND 6V
$\diamond$	SW to GND (VSW)
$\diamond$	FB to GND (VFB)0.3V to VIN +0.3V
$\diamond$	EN to GND (VEN)
$\diamond$	Operating Temperature Range (T <sub>A</sub> )
$\diamond$	Storage Temperature Range (T <sub>J</sub> )
$\diamond$	Maximum Soldering Temperature (at leads, 10sec) 260°C

**Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD Susceptibility**

$\diamond$	HBM(Human Body M	ode)	2KV
$\diamond$	MM(Machine Mode)		200V



# **Electrical Characteristics**


(VIN=VEN, Typical values are TA=25°C)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IN</sub>	Input Voltage		2.5		5.5	V
$\Delta V_{\text{LINE}_{\text{REG}}} / \Delta V_{\text{IN}}$	Line Regulation	V <sub>IN</sub> =2.5V to 5.5V, I <sub>OUT</sub> =10mA		0.15		%/V
$\Delta V_{LOAD_{REG}} / \Delta I_{OUT}$	Load Regulation	I <sub>OUT</sub> =10mA to 2000mA		0.25		%/A
V <sub>OUT</sub>	Output Voltage Range		0.6		VIN	V
Ι <sub>Q</sub>	Quiescent Current	V <sub>FB</sub> =0V,V <sub>IN</sub> =4.2V		70		μA
I <sub>SHDN</sub>	Shutdown Current	EN=GND			1	μA
I <sub>LIM</sub>	P-Channel Current Limit			3.5		А
R <sub>DS(ON)_</sub> H	High-Side Switch On Resistance			130		mΩ
Rds(on)_L	Low-Side Switch On Resistance			100		mΩ
I <sub>SW_LEAK</sub>	SW Leakage Current	V <sub>EN</sub> =0V, V <sub>SW</sub> =0 or 5V, V <sub>IN</sub> =5V		1		μA
V <sub>FB</sub>	Feedback Threshold Voltage Accuracy	V <sub>IN</sub> =2.5 to 5.5V, I <sub>OUT</sub> =10 to 2000mA	0.585	0.6	0.615	V
I <sub>FB</sub>	FB Leakage Current	VFB=1.0V	Ŧ	30		nA
fosc	Oscillator Frequency	V <sub>FB</sub> =0.6V		1.5		MHz
ts	Startup Time	From Enable to Output Regulation		120		μs
T <sub>SD</sub>	Over-Temperature			150		°C
-	Shutdown Threshold					
V <sub>EN(L)</sub>	Enable Threshold Low				0.4	V
V <sub>EN(H)</sub>	Enable Threshold High		1.4			V
I <sub>EN</sub>	Input Low Current	$V_{IN}=V_{EN}=5.0V$		1		μA


Note: Output Voltage: Vout=0.6×(1+R2/R1) Volts;





## **Typical Operating Characteristics**












### $(V_{\text{IN}}=V_{\text{EN}}=5V, L=1uH, C_{\text{IN}}=22uF, C_{\text{OUT}}=22uF, C_{\text{FB}}=22pF, T_{\text{A}}=25^{\circ}C \ , \ unless \ otherwise \ noted)$




# Preliminary Datasheet LP6342


Output Ripple





Output Ripple




**EN Shutdown Waveform** 








VIN Power Up VIN=5V,Vout=1.2V,Iout=0A



# Power On form EN





www.lowpowersemi.com Pa





# Preliminary Datasheet LP6342

**Over current Release Waveform** 

## **Over current Waveform**

 $V_{IN}=5V, V_{OUT}=1.2V, R_{LOAD}=0.01\Omega$ 





<sup>P Semi</sup> LowPowerSemi 微源半導體



P Semi

The LP6342 is a high output current monolithic switch-mode step-down DC-DC converter. The device operates at a fixed 1.5MHz switching frequency, and uses a slope compensated current mode architecture.

LowPowerSemi 微源半導體

This step-down DC-DC converter can supply up to 2A output current from at V<sub>IN</sub>=3V and has an input voltage range from 2.5V to 5.5V. It minimizes external component size and optimizes efficiency at the heavy load range. The slope compensation allows the device to remain stable over a wider range of inductor values so that smaller values (1µH to 4.7µH) with lower DCR can be used to achieve higher efficiency. Apart from the small bypass input capacitor, only a small L-C filter is required at the output. The device can be programmed with external feedback to any voltage, ranging from 0.6V to near the input volt-age. It uses internal MOSFETs to achieve high efficiency and can generate very low output voltages by using an internal reference of 0.6V. At dropout, the converter duty cycle increases to 100% and the output voltage tracks the input voltage minus the low RDS(ON) drop of the P-channel high-side MOSFET and the inductor DCR.

The internal error amplifier and compensation provides excellent transient response, load and line regulation. Internal soft start eliminates any output voltage over-shoot when the enable or the input voltage is applied.

### **Current Mode PWM Control**

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for excellent load and line response with protection of the internal main switch (P-channel MOSFET) and synchronous rectifier (N-channel MOSFET). During normal operation, the internal P-channel MOSFET is turned on for a specified time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error volt-age. The current comparator limits the peak inductor current. When the main switch is off, the synchronous rectifier turns on immediately and stays on until either the inductor current starts to reverse, as indicated by the current reversal comparator or the beginning of the next clock cycle.

### **Control Loop**

The LP6342 is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. A slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor. The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the trans conductance voltage error amplifier output. The error amplifier reference is fixed at 0.6V.

### Soft Start / Enable

Soft start limits the current surge seen at the input and eliminates output voltage overshoot. The enable pin is active high. When pulled low, the enable input (EN) forces the LP6342 into a low-power, non-switching state. The total input current during shutdown is less than 1µA.

### **Current Limit and Over-Temperature Protection**

For overload conditions, the peak input current is limited to 3.5A. To minimize power dissipation and stresses under current limit and short-circuit conditions, switching is terminated after entering current limit for a series of pulses. The termination lasts for seven consecutive clock cycles after a current limit has been sensed during a series of four consecutive clock cycles.

Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over-temperature threshold is 150°C with 15°C of hysteresis. Once an over-temperature or over-current fault conditions is removed, the output voltage automatically recovers.



P Sem

When the battery input voltage decreases near the value of the output voltage, the LP6342 allows the main switch to remain on for more than one switching cycle and increases the duty cycle until it reaches 100%. The duty cycle D of a step-down converter is defined as:

LowPowerSemi 微源半導體

$$D = t_{ON} \times f_{OSC} \times 100\% = \frac{V_{OUT}}{V_{IN}} \times 100\%$$

Where  $t_{ON}$  is the main switch on time and  $f_{OSC}$  is the oscillator frequency. The output voltage then is the input voltage minus the voltage drop across the main switch and the inductor.

At low input supply voltage, the  $R_{DS(ON)}$  of the P-channel MOSFET increases, and the efficiency of the converter decreases. Caution must be exercised to ensure the heat dissipated does not exceed the maxi-mum junction temperature of the IC.

### Setting the Output Voltage

The LP3209 can be externally programmed. Resistors R<sub>1</sub> and R<sub>2</sub> program the output to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R1 is  $50k\Omega$ . Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. The LP3209, combined with an external feed forward capacitor (C3), delivers enhanced transient response for extreme pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C2 for stability. The external resistor sets the output voltage according to the following equation:

$$V_{OUT} = 0.6V \times (1 + \frac{R_1}{R_2})$$
  
 $R_1 = (\frac{V_{OUT}}{0.6V} - 1) \times R_2$ 

### **Inductor Selection**

For most designs, the LP6342 operates with inductor values of  $1\mu$ H to  $4.7\mu$ H. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where  $\Delta I_L$  is inductor ripple current. Large value inductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately 60% of the maximum load current 2A, or

$$\Delta I_L = 1200 \text{mA}$$

For output voltages above 2.0V, when light-load efficiency is important, the minimum recommended inductor is 2.2µH. Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR.

Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the  $20m\Omega$  to  $100m\Omega$  range. For higher efficiency at heavy loads (above 200mA), or minimal load regulation (but some transient overshoot), the resistance should be kept below  $100m\Omega$ . The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation (2A+600mA).

www.lowpowersemi.com



### **Output Capacitor Selection**

P Sem

The function of output capacitance is to store energy to attempt to maintain a constant voltage. The energy is stored in the capacitor's electric field due to the voltage applied. The value of output capacitance is generally selected to limit output voltage ripple to the level required by the specification. Since the ripple current in the output inductor is usually determined by L, V<sub>OUT</sub> and V<sub>IN</sub>, the series impedance of the capacitor primarily determines the out-put voltage ripple. The three elements of the capacitor that contribute to its impedance (and output voltage ripple) are equivalent series resistance (ESR), equivalent series inductance (ESL), and capacitance (C). The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds.

LowPowerSemi 微源半導體

In many practical designs, to get the required ESR, a capacitor with much more capacitance than is needed must be selected. For both continuous or discontinuous inductor current mode operation, the ESR of the COUT needed to limit  $ESR \leq \frac{\Delta V_0}{\Delta I_L}$ 

the ripple to  $\Delta V_0$ , V peak-to-peak is:

Ripple current flowing through a capacitor's ESR causes power dissipation in the capacitor. This power dissipation causes a temperature increase internal to the capacitor. Excessive temperature can seriously shorten the expect-ed life of a capacitor. Capacitors have ripple current rat-ings that are dependent on ambient temperature and should not be exceeded. The output capacitor ripple cur-rent is the inductor current, IL, minus the output current, IO. The RMS value of the ripple current flowing in the output capacitance (continuous inductor current mode operation) is given by:

$$I_{RMS} = \Delta I_L \times \frac{\sqrt{3}}{6} = \Delta I_L \times 0.289$$

ESL can be a problem by causing ringing in the low megahertz region but can be controlled by choosing low ESL capacitors, limiting lead length (PCB and capacitor), and replacing one large device with several smaller ones connected in parallel. In conclusion, in order to meet the requirement of out-put voltage ripple small and regulation loop stability, ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings. The output ripple VOUT is determined by:

$$\Delta V_{\text{OUT}} \leq \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times f_{\text{OSC}} \times L} \times (\text{ESR} + \frac{1}{8 \times f_{\text{OSC}} \times C_{\text{OUT}}})$$

A 22µF ceramic capacitor can satisfy most applications.

#### **Thermal Calculations**

There are three types of losses associated with the LP6342 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the RDS(ON) characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by:

$$P_{\text{TOTAL}} = \frac{I_0^2 \times [R_{\text{DSON(HS)}} \times V_0 + R_{\text{DSON(LS)}} \times (V_{\text{IN}} - V_0)]}{V_{\text{IN}}}$$
$$+ (t_{\text{SW}} \times f \times I_0 + I_0) \times V_{\text{IN}}$$

Iq is the step-down converter quiescent current. The term tsw is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_{\text{TOTAL}} = I_0^2 \times R_{\text{DSON(HS)}} + I_Q \times V_{\text{IN}}$$

Since R<sub>DS(ON)</sub>, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. Given the total losses, the maximum junction temperature can be derived from the  $\theta_{JA}$  for the DFN-10 package which is 65°C/W.



## **Layout Guidance**

When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the LP6342:

1. The exposed pad (EP) must be reliably soldered to the GND plane. A GND pad below EP is strongly recommended.

2. The power traces, including the GND trace, the SW trace and the IN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the SW pins should be as short as possible. Use several VIA pads when routing between layers.

3. The input capacitor (C1) should connect as closely as possible to IN (Pin 2) and GND (Pins 6) to get good power filtering.

4. Keep the switching node, SW (Pins 7 and 8) away from the

sensitive FB node.

5. The feedback trace pin should be separated from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin (Pin 5) to minimize the length of the high impedance feedback trace.

6. The output capacitor C2 and L1 should be connected as closely as possible. The connection of L1 to the SW pin should be as short as possible and there should not be any signal lines under the inductor.


7. The resistance of the trace from the load return to GND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.





# **Packaging Information**

TDFN-10



SYMBOLS ·	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
Α	0.70	0.80	0.028	0.031	
A1	0.00	0.05	0.000	0.002	
D1	2.50		0.098		
D	2.90	3.10	0.114	0.122	
E1	1.70		0.067		
E	2.90	3.10	0.114	0.122	
L	0.30	0.50	0.012	0.020	
b	0.18	0.30	0.007	0.012	
e	0.50		0.020		
D1	2.40 0.094		94		